## LESSON PLAN

SUB: DIGITAL ELECTRONICS LAB BRANCH:- COMPUTER SCIENCE& ENGG. SEMESTER: 3<sup>RD</sup>

NAME OF FACULTY: LAXMIDHAR SETHY(Sr. Lecturer in CSE)



## GOVERNMENT POLYTECHNIC, BHADRAK

SESSION: 2025-26

Academic Co-ordinator

Academic Co-ordinator

Govt. Polytechnic, Bhadrak

DEPARTMENT OF Computer Science & Engg.,

## LESSON PLAN

Discipline: Computer Engg.	Sc. & Semester:3rd Winter-2025	Name of the Faculty: LAXMIDHAR SETHY
Subject: DIGITAL	No. Of Days/Wee	k SemesterFromDate:14/07/2025 ToDate:15/11/2025
ELECTRONICS LAI	Class Allotted- 4	No. of Weeks:15
Week	Class Day	Theory Topics
Ist	IST	To verify the truth tables for all logic gates: NOT, OR, AND, NAND, NOR, XOR, XNOR using CMOS Logic gates and TTL Logic Gates.
	2ND	To verify the truth tables for all logic gates: NOT, OR, AND, NAND, NOR, XOR, XNOR using CMOS Logic gates and TTL Logic Gates.
2nd	IST	To verify the truth tables for all logic gates: NOT, OR, ANI NAND, NOR, XOR, XNOR using CMOS Logic gates and TTL Logic Gates.
	2ND	Implement and realize Boolean Expressions with Logic Gates
3rd	1ST	Implement and realize Boolean Expressions with Logic Gat
	2ND	Implement and realize Boolean Expressions with Logic Gar
4th	IST	Implement Half Adder, Full Adder, Half Subtractor, Full Subtractor using ICs
	2ND	Implement Half Adder, Full Adder, Half Subtractor, Full Subtractor using ICs
5th 2	1ST	Implement Half Adder, Full Adder, Half Subtractor, Full Subtractor using ICs
	21,12	Implement parallel and serial full-adder using ICs.
	1ST I	mplement parallel and serial full-adder using ICs.
		mplement parallel and serial full-adder using ICs.
	OND	Design and development of multiplexer and De-multiplexer sing multiplexer ICs

7th	IST	Design and development of multiplexer and De-multiplexer using multiplexer ICs
	2ND	Design and development of multiplexer and De-multiplexer using multiplexer ICs
Sth	IST	Verification of the function of SR, D, JK, and T Flip Flops.
	2ND	Verification of the function of SR, D, JK, and T Flip Flops.
9th	IST	Verification of the function of SR, D, JK, and T Flip Flops.
	2ND	Verification of the function of SR, D, JK, and T Flip Flops.
l0th	1ST	Design controlled shift registers.
	2ND	Design controlled shift registers.
Ith	1ST	Design controlled shift registers.
	2ND	Construct a Single Digit Decade Counter (0-9) with a 7-segment display.
2th	IST	Construct a Single Digit Decade Counter (0-9) with a 7-segment display.
	2ND	Construct a Single Digit Decade Counter (0-9) with a 7-segment display.
1	1ST	Construct a Single Digit Decade Counter (0-9) with a 7-segment display.
	2ND	To design a programmable Up-Down Counter with a 7-segment display.
	IST	To design a programmable Up-Down Counter with a 7-segment display.
	2ND	To design a programmable Up-Down Counter with a 7-segment display.
	1ST	To design a programmable Up-Down Counter with a 7-segment display.
	2ND	Previous Year Question and Answer

